

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

TO–220 (KC) PACKAGE (TOP VIEW)

POWER GOOD FAST-TRANSIENT RESPONSE 7.5-A LOW-DROPOUT VOLTAGE REGULATORS

FEATURES

- •**7.5-A Low-Dropout Voltage Regulator**
- • **Available in 1.5-V, 1.8-V, 2.5-V, and 3.3-V Fixed-Output and Adjustable Versions**
- **Open Drain Power-Good (PG) Status Output (Fixed Options Only)**
- • **Dropout Voltage Typically 400 mV at 7.5 A (TPS75933)**
- •**Low 125 µA Typical Quiescent Current**
- •**Fast Transient Response**
- • **3% Tolerance Over Specified Conditions for Fixed-Output Versions**
- **Available in 5-Pin TO-220 and TO-263 Surface-Mount Packages**
- •**Thermal Shutdown Protection**

DESCRIPTION

 $EN <$ **IN GND OUTPUT FB/PG**

 \subset

The TPS759xx family of 7.5-A low dropout (LDO) regulators contains four fixed voltage option regulators with integrated power-good (PG) and an adjustable voltage option regulator. These devices are capable of supplying 7.5 A of output current with ^a dropout of 400 mV (TPS75933). Therefore, the devices are capable of performing ^a 3.3-V to 2.5-V conversion. Quiescent current is 125 µA at full load and drops below 10 µA when the devices are disabled. The TPS759xx is designed to have fast transient response for large load current changes.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

ŴΛ

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

Because the PMOS device behaves as ^a low-value resistor, the dropout voltage is very low (typically 400 mV at an output current of 7.5 A for the TPS75933) and is directly proportional to the output current. Additionally, since the PMOS pass element is ^a voltage-driven device, the quiescent current is very low and independent of output loading (typically 125 µA over the full range of output current, 1 mA to 7.5 A). These two key specifications yield ^a significant improvement in operating life for battery-powered systems.

The device is enabled when \overline{EN} is connected to a low-level voltage. This LDO family also features a sleep mode; applying a TTL high signal to \overline{EN} (enable) shuts down the regulator, reducing the quiescent current to less than 1 μ A at T_J = 25°C. The power-good terminal (PG) is an active low, open drain output, which can be used to implement ^a power-on reset or ^a low-battery indicator.

The TPS759xx is offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.22 V to 5 V). Output voltage tolerance is specified as ^a maximum of 3% over line, load, and temperature ranges. The TPS759xx family is available in ^a 5-pin TO-220 (KC) and TO-263 (KTT) packages.

AVAILABLE OPTIONS

(1) The TPS75901 is programmable using an external resistor divider (see application information). Add **T** for KTT devices in 50-piece reel. Add **R** for KTT devices in 500-piece reel.

(1) See application information section for capacitor selection details.

Figure 1. Typical Application Configuration (For Fixed Output Options)

Terminal Functions (TPS759xx)

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

TPS759xx PG TIMING DIAGRAM

NOTE A: V_{IT}-Trip voltage is typically 9% lower than the output voltage (91%V_O) V_{IT-} to V_{IT+} is the hysteresis voltage.

DETAILED DESCRIPTION

The TPS759xx family includes four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS75901 (adjustable from 1.22 V to 5 V). The bandgap voltage is typically 1.22 V.

PIN FUNCTIONS

Enable (EN)

The \overline{EN} terminal is an input which enables or shuts down the device. If \overline{EN} is a logic high, the device will be in shutdown mode. When \overline{EN} goes to logic low, then the device will be enabled.

Power-Good (PG)

The PG terminal for the fixed voltage option devices is an open drain, active low output that indicates the status of V_{Ω} (output of the LDO). When V_{Ω} reaches approximately 91% of the regulated voltage, FG will go to a low impedance state. It will go to a high-impedance state when V_O falls below 91% (i.e., over load condition) of the regulated voltage. The open drain output of the PG terminal requires ^a pullup resistor.

Feedback (FB)

FB is an input terminal used for the adjustable-output option and must be connected to the output terminal either directly, in order to generate the minimum output voltage of 1.22 V, or through an external feedback resistor divider for other output voltages. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V_O to filter noise is not recommended because it may cause the regulator to oscillate.

Input Voltage (IN)

The V_{IN} terminal is an input to the regulator.

Output Voltage (OUTPUT)

The V_{OUTPIT} terminal is an output to the regulator.

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network terminal ground.

DISSIPATION RATING TABLE

- (1) For both packages, the $\mathsf{R}_{\Theta \mathsf{JA}}$ values were computed using JEDEC high K board (2S2P) with 1 ounce internal copper plane and ground plane. There was no air flow across the packages.
- (2) $R_{\Theta JA}$ was computed assuming a vertical, free standing TO-220 package with pins soldered to the board. There is no heatsink attached to the package.
- (3) R_{Θ JA was computed assuming a horizontally mounted TO-263 package with pins soldered to the board. There is no copper pad underneath the package.

RECOMMENDED OPERATING CONDITIONS

(1) To calculate the minimum input voltage for your maximum output current, use the following equation: V_{I(min)}= V_{O(max)}+ V_{DO(max load)}.

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range ($T_J = -40^\circ C$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, C_O = 100 µF (unless otherwise noted)

www.ti.com

TEXAS STRUMENTS

(1) I_O = 0 mA to 7.5 A

(2) The adjustable option operates with a 2% tolerance over T_J = 0 to 125°C.

(3) I_O = 0 mA to 7.5 A

Line regulator (mV) = $(\%V) \times \frac{V_0 (V_{Imax} - 2.8V)}{100}$ $\frac{30}{100}$ × 1000 Line regulator (mV) = $(\%) \times \frac{V_O (V_{Imax} - (V_O + 1V))}{100}$ $\frac{1}{100}$ × 1000 (4) If V_O \leq 1.8 V then V_{Imin} = 2.8 V, V_{Imax} = 5.5 V: If V_O \geq 2.5 V then V_{Imin} = V_O + 1 V, V_{Imax} = 5.5 V:

6

over recommended operating junction temperature range (T_J = -40°C to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, C_O = 100 µF (unless otherwise noted)

(5) IN voltage equals $V_O(Typ)$ - 100 mV; TPS75915, TPS75918, and TPS75925 dropout voltage limited by input voltage range limitations (i.e., TPS75933 input voltage is set to 3.2 V for the purpose of this test).

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

TYPICAL CHARACTERISTICS

Table of Graphs

Texas **TRUMENTS www.ti.com**

A. Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, ay series resistance added externally, and PWB trace resistance to C_0 .

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature $(T_J$ max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature $(T₁)$ does not exceed the maximum junction temperature ($T₁$ max). The two main environmental variables that ^a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for ^a linear regulator that is operating at ^a specific power level.

In general, the maximum expected power ($P_{D(max)}$) consumed by a linear regulator is computed as:

$$
P_D \text{max} = \left(V_{I(\text{avg})} - V_{O(\text{avg})}\right) \times I_{O(\text{avg})} + V_{I(\text{avg})} \times I_{(Q)}
$$

(1)

Where:

- $V_{I(avg)}$ is the average input voltage.
- $V_{O(\text{avg})}$ is the average output voltage.
- • $I_{\text{O(avg)}}$ is the average output current.
- \bullet I_(Q) is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term V_{I(avg)} x I_(Q) can be neglected. The operating junction temperature is computed by adding the ambient temperature (T_A) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case (R_{Θ Jc), the case to heatsink (R_{Θ} Cs), and the heatsink to ambient (R_{ΘSA}). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 21 illustrates these thermal resistances for (a) ^a TO-220 package attached to ^a heatsink, and (b) ^a TO-263 package mounted on ^a JEDEC High-K board.

Figure 21. Thermal Resistances

THERMAL INFORMATION (continued)

Equation 2 summarizes the computation:

$$
T_J = T_A + P_D \text{max} \times (R_{\theta JC} + R_{\theta CS} + R_{\theta SA})
$$

The R_{Θ J_C is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's data sheet. The $R_{\Theta SA}$ is a function of the type and size of heatsink. For example, black body radiator type heatsinks, like the one attached to the TO-220 package in [Figure](#page-13-0) 21(a), can have $R_{\Theta CS}$ values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The R_{Θ} csis a function of how the package is attached to the heatsink. For example, if ^a thermal compound is used to attach ^a heatsink to ^a TO-220 package, R_{BCS} of 1 $^{\circ}$ C/W is reasonable.

Even if no external black body radiator type heatsink is attached to the package, the board on which the regulator is mounted will provide some heatsinking through the pin solder connections. Some packages, like the TO-263 and TI's TSSOP PowerPAD™ packages, use ^a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient $(R_{\Theta JA})$. This $R_{\Theta JA}$ is valid only for the specific operating environment used in the computer model.

Equation 2 simplifies into Equation 3:

$$
T_J = T_A + P_D \text{max} \times R_{\theta J A} \tag{3}
$$

Rearranging Equation 3 gives Equation 4:

$$
R_{\theta J A} = \frac{T_J - T_A}{P_D \text{max}} \tag{4}
$$

Using Equation 3 and the computer model generated curves shown in [Figure](#page-15-0) 22 and [Figure](#page-17-0) 25, ^a designer can quickly compute the required heatsink thermal resistance/board area for ^a given ambient temperature, power dissipation, and operating environment.

TO-220 POWER DISSIPATION

The TO-220 package provides an effective means of managing power dissipation in through-hole applications. The TO-220 package dimensions are provided in the Mechanical Data section at the end of the data sheet. A heatsink can be used with the TO-220 package to effectively lower the junction-to-ambient thermal resistance.

To illustrate, the TPS75925 in ^a TO-220 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$
P_D
$$
max = (3.3 – 2.5) V x 3 A = 2.4 W

Substituting T_J max for T_J into Equation 4 gives Equation 6:

$$
R_{\theta J A} \text{max} = (125 - 55) \, ^\circ \text{C} / 2.4 \text{ W} = 29 \, ^\circ \text{C} / \text{W}
$$

From [Figure](#page-15-0) 22, R_{ΘJA} vs Heatsink Thermal Resistance, a heatsink with R_{ΘSA} = 22°C/W is required to dissipate 2.4 W. The model operating environment used in the computer model to construct [Figure](#page-15-0) 22 consisted of ^a standard JEDEC High-K board (2S2P) with ^a 1 oz. internal copper plane and ground plane. Since the package pins were soldered to the board, 450 mm² of the board was modeled as a heatsink. [Figure](#page-15-0) 23 shows the side view of the operating environment used in the computer model.

(2)

(5)

(6)

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

THERMAL INFORMATION (continued)

Figure 22. Thermal Resistance vs Heatsink Thermal Resistance

Figure 23.

From the data in Figure 22 and rearranging Equation 4, the maximum power dissipation for ^a different heatsink RΘSA and ^a specific ambient temperature can be computed (see [Figure](#page-16-0) 24).

THERMAL INFORMATION (continued)

Figure 24. Power Dissipation vs Heatsink Thermal Resistance

The TO-263 package provides an effective means of managing power dissipation in surface mount applications. The TO-263 package dimensions are provided in the Mechanical Data section at the end of the data sheet. The addition of ^a copper plane directly underneath the TO-263 package enhances the thermal performance of the package.

To illustrate, the TPS75925 in ^a TO-263 package was chosen. For this example, the average input voltage is 3.3V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$
P_D \text{max} = (3.3 - 2.5) \text{ V x 3 A} = 2.4 \text{ W}
$$

Substituting T_J max for T_J into Equation 4 gives Equation 8:

$$
R_{\theta J A} \text{max} = (125 - 55) \, ^\circ \text{C} / 2.4 \text{ W} = 29 \, ^\circ \text{C} / \text{W}
$$

From [Figure](#page-17-0) 25, R_{OJA} vs Copper Heatsink Area, the ground plane needs to be 2 cm² for the part to dissipate 2.4W. The model operating environment used in the computer model to construct [Figure](#page-17-0) 25 consisted of ^a standard JEDEC High-K board (2S2P) with ^a 1 oz. internal copper plane and ground plane. The package is soldered to ^a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. [Figure](#page-17-0) 26 shows the side view of the operating environment used in the computer model.

(7)

(8)

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

THERMAL INFORMATION (continued)

Figure 25. Thermal Resistance vs Copper Heatsink Area

From the data in Figure 25 and rearranging Equation 4, the maximum power dissipation for ^a different ground plane area and ^a specific ambient temperature can be computed (see [Figure](#page-18-0) 27).

THERMAL INFORMATION (continued)

Figure 27. Maximum Power Dissipation vs Copper Heatsink Area

SLVS318E–DECEMBER 2000–REVISED MARCH 2004

 $V_{\mathsf{O}} = V_{\mathsf{ref}} \times \left(1 + \frac{\mathsf{R1}}{\mathsf{R2}}\right)$

Where:

 $\frac{\mathsf{R1}}{\mathsf{R2}}$

shown in Figure 28. The output voltage is calculated using:

V_{ref} = 1.224 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 40-µA divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 kΩ to set the divider current at 40 µA and then calculate R1 using:

APPLICATION INFORMATION

The output voltage of the TPS75901 adjustable regulator is programmed using an external resistor divider as

PROGRAMMING THE TPS75901 ADJUSTABLE LDO REGULATOR

R2

FB

GND

OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R ₂	UNIT
2.5V	31.6	30.1	$k\Omega$
3.3V	51	30.1	$k\Omega$
3.6V	58.3	30.1	kΩ

Figure 28. TPS75901 Adjustable LDO Regulator Programming

REGULATOR PROTECTION

The TPS759xx PMOS-pass transistor has ^a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS759xx also features internal current limiting and thermal protection. During normal operation, the TPS759xx limits output current to approximately 10 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.

INPUT CAPACITOR

For a typical application, a ceramic input bypass capacitor $(0.22 \mu F - 1 \mu F)$ is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply, large transient currents will cause the input voltage to droop. If this droop causes the input voltage to drop below the UVLO threshold, the device will turn off. Therefore, it is recommended that ^a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator's input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply's distance to the regulator. At ^a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.

Texas **TRUMENTS www.ti.com**

(9)

(10)

APPLICATION INFORMATION (continued)

OUTPUT CAPACITOR

As with most LDO regulators, the TPS759xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 47 µF with an ESR (equivalent series resistance) of at least 200 ^mΩ. As shown in Figure 29, most capacitor and ESR combinations with a product of 47e-6 x 0.2 = 9.4e-6 or larger will be stable, provided the capacitor value is at least 47 µF. Solid tantalum electrolytic and aluminum electrolytic capacitors are all suitable, provided they meet the requirements described in this section. Larger capacitors provide ^a wider range of stability and better load transient response.

This information along with the ESR graphs, [Figure](#page-12-0) 19, [Figure](#page-12-0) 20, and Figure 29, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet these guidelines.

Figure 29. Output Capacitance vs Equivalent Series Resistance

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS TRUMENTS www.ti.com 29-Jul-2008

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

KC (R-PSFM-T5)

PLASTIC FLANGE-MOUNT PACKAGE

NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice. **B.** $\mathbb{C}.$
- All lead dimensions apply before solder dip.
- The center lead is in electrical contact with the mounting tab. D.
- $\overline{\mathbb{R}}$ These features are optional.
- $\overbrace{\text{F}}$ Thermal pad contour optional within these dimensions.

MECHANICAL DATA

NOTES: All linear dimensions are in inches (millimeters). A.

- This drawing is subject to change without notice. **B.**
- Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side. $\mathbb{C}.$
- Falls within JEDEC TO-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated